Abstract-In this paper, a novel finite control set model predictive control (FCS-MPC)-based solution is proposed to eliminate the common-mode voltage (CMV) in matrix converters. Different from the existing MPC-based CMV reduction methods, which usually utilize all the possible switching configurations, in the proposed method, only the six rotating vectors, which produce no CMV, are included in the FCS to synthesize the output voltage and the input current. Therefore, zero CMV can be achieved naturally and no CMV related term needs to be included in the cost function. In addition, compared with other zero CMV methods, e.g., the enhanced space-vector modulation using rotating vectors, the proposed MPC-based method can significantly reduce the computational complexity without detracting the CMV elimination performance. Moreover, a modified four-step commutation strategy is proposed to effectively mitigate the CMV spikes due to the dead time, which usually exists when using the conventional current-based four-step commutation strategy. Finally, the feasibility and effectiveness of the proposed method are validated by using experimental studies.
power converters. It will further accelerate the deployments of MCs in the future more electric aircrafts, which will employ a greater number of electric actuation systems [4] , [5] and are subjected to space and weight restrictions. However, MCs still require further development to address various problems regarding the power quality, operation under abnormal conditions, and common-mode voltage (CMV), etc. [6] . Among these issues, CMV leads to shaft voltage, leakage current, and bearing current damage, which may cause damage to electric motors and reduce the reliability of overall motor drive systems [7] . The CMV and its high electrostatic-coupled discharge or displacement are reported as the main cause of motor failures [8] , and also introduce electromagnetic interference to the system and its surroundings [9] . Therefore, eliminating CMV in MCs has attracted considerable attention in recent years [10] [11] [12] .
In conventional ac/dc/ac converters, the methods employed to minimize CMV include using isolation transformers, active switching methods, and zero sequence impedance [13] . When using isolation transformers, since the secondary of the isolation transformer in the zero-sequence network is floating, the neutral point of the motor windings or the wye-connected output filter capacitors can be grounded through a grounding network or directly. With active switching methods the CMV is reduced by active pulsewidth modulation (PWM) switching methods, but the total harmonic distortion (THD) of the output voltage and switching losses are increased [13] . A zero-sequence impedance can be used to block CMV and achieve zero voltage on the motor neutral, but at the expense of increasing system cost and size. Although the issues with CMV are well known, the CMV issues for ac drives remain largely unresolved, and potential solutions must consider the specific application and operation conditions of converters [14] .
Similar to the conventional ac/dc/ac converters, CMV is a critical issue for MCs, and several CMV mitigation methods have also been developed. These CMV reduction methods for MCs can be generally classified into two categories:
1) hardware elimination methods; 2) software reduction methods. Hardware elimination methods usually involve topology modifications for MCs. For example, Yue et al. [15] proposed a common-mode canceller, consisting of an H-bridge, a common-mode transformer, an external power source, and an output filter, to eliminate CMV. Nath and Mohan [16] utilized a sinusoidal input-output three-winding high-frequency transformer to eliminate CMV. Although hardware-based methods have been shown to effectively solve the problem of CMV, they invariably result in higher cost and lower power density, which obviously detracts from their applicability.
Software CMV reduction methods typically involve the selection and arrangement of the zero vectors in the modulation process. The proper selection of zero vectors has been proved to be effective for CMV reduction [17] [18] [19] [20] [21] . Rather than zero vectors, two active vectors producing reverse effects have also been employed to reduce CMV [22] [23] [24] . Nguyen and Lee [25] synthesized the reference output voltage vector using three couples of nearest active space vectors to reduce CMV. Guan et al. [10] achieved the CMV reduction by using the switching configurations (SCs) that connect each input phase to a different output phase, or the SCs that connect all the output phases to the same input phase with the minimum absolute voltage.
The aforementioned software methods can reduce CMV to a great extent. However, they cannot eliminate CMV completely. To achieve zero CMV, an enhanced space-vector modulation (SVM) method using rotating vectors has been presented in [11] . However, this approach could introduce noises in practical applications, due to the utilization of the conventional four-step commutation strategy. To solve this problem, a modified four-step commutation strategy [26] was proposed to eliminate CMV spikes for MCs. However, this strategy is difficult to implement, since the computation of the optimal duty cycle is quite complicated. As an alternative for SVM-based CMV elimination, model predictive control (MPC) methods have been extensively explored recently. The MPC-based methods have their distinctive advantages, such as the easy inclusion of system nonlinearities and constraints as well as the flexibility to integrate other system requirements into the controller [27] [28] [29] . An MPC method with a cost function, which includes the information of load current, input reactive power, and CMV, was presented in [30] . Vargas et al. [12] proposed a predictive scheme for an induction motor control with a cost function that included information regarding torque, flux magnitude, input reactive power, and CMV. Rivera et al. [31] proposed an MPC method for an indirect MC with a cost function containing the load current, source current, and CMV information. These existing methods realize the CMV reduction by adding the weighted information of CMV in the cost function, which can reduce the CMV but cannot fully eliminate the CMV. This paper presents a novel finite control set MPC (FCS-MPC)-based method to eliminate the CMV in the output voltages of direct MCs (DMCs). Different from those MPC methods introduced in [12] and [30] , which utilize all the possible 27 SCs and require the CMV information in the cost function, in the proposed method, the searching process is limited to the six rotating vectors, such that the computational cost can be significantly reduced. Due to the sole utilization of the rotating vectors, which generate zero CMV, the CMV can be inherently and completely eliminated. This further simplifies the cost function, since no CMV information is required, and only the source and the load current tracking errors need to be considered to ensure good input and output performance. The cost of the simplification is the slightly increased THD of currents when compared with the conventional MPC methods in [12] and [30] with the same sampling frequency. However, the THD can still be maintained within an acceptable range for a number of applications with larger load inductance. The THD values can also be reduced by increasing the sampling/switching frequency, but the converter efficiency may be affected, due to the increased switching losses. The trade-off between THD and the converter efficiency should be balanced in the applications. In addition, compared with other zero CMV method, e.g., the enhanced SVM-based presented in [11] , the selection of optimal SCs can be significantly simplified by using the proposed MPC-based CMV elimination method. Moreover, a modified four-step current commutation method is proposed to effectively mitigate the CMV spikes due to the dead time. Finally, the effectiveness of the proposed method is validated by using experimental studies.
The rest of this paper is organized as follows. In Section II, the CMV values of all available SCs are described. In addition, the CMV elimination problem is formulated and then solved by the proposed simplified FCS-MPC approach. Then, in Section III, the modified four-step current-based commutation method is presented. Finally, in Section IV, experimental results are provided to demonstrate the feasibility of the proposed methods.
II. PROPOSED CMV ELIMINATION SCHEME FOR DMCS

A. CMV in DMCs
As shown in Fig. 1 , a DMC consists of 3 × 3 matrix bidirectional switches, which typically connects a three-phase Table I , where u eil (i , l ∈ {a, b, c}, i = l) represents the line-to-line input voltages, u el (l ∈ {a, b, c}) represents the input voltages with respect to the neutral point of the power supply. The CMV (i.e., V com ) is defined as one-third of the summation of the three output phase voltages
where u oj ( j ∈ {A, B, C}) represents the output voltages with respect to the neutral point of the power supply. The input voltages are assumed to be symmetrical. The CMV value of each allowable SC is also listed in Table I . Based on the listed CMV values, all 27 SCs are classified into the following three sets.
1) Set I (States 1-18):
Any two of the three output phases are connected to the same input phase, and the generated CMV is a variable with a maximum value V P / √ 3, where V P is the peak value of the input phase voltage.
2) Set II (States 19-21):
All three output phases are connected to the same input phase, and the generated CMV is variable with a maximum value V P . 3) Set III (States [22] [23] [24] [25] [26] [27] : The three output phases are connected to different input phases, respectively, and the generated CMV is zero. From the above classification of SCs, it is obvious that the use of SCs from set I or II will produce CMV. In most of the existing modulation strategies for DMCs, such as the commonly used SVM method, the modulation can be more easily realized when using SCs from set I and/or II than using those from set III. Therefore, the set III, i.e., rotating vectors, is not used in most modulation strategies for DMCs [1] , [4] . However, different from the SVM-based method, MPC can employ all the valid SCs in the same way and MPC has been demonstrated to be an effective alternative to the classical PWM control for the power converters [27] , [32] . To this end, we propose a simplified FCS-MPC method using SCs selected only from the set III to achieve the zero CMV, while avoiding the complicated modulation strategy.
B. CMV Elimination Method
In order to introduce the proposed simplified FCS-MPC method to eliminate CMV in a DMC, it is necessary to present the operating principle of a DMC. A typical circuit diagram of a DMC is shown in Fig. 1 . Assuming balanced operation, the relationship between the inputs and the outputs can be expressed as ⎡
where i el (l ∈ {a, b, c}) and i oj ( j ∈ {A, B, C}) represent the input current and the load current, respectively, S is the switching function matrix and S X y (X ∈ {A, B, C}, y ∈ {a, b, c}) is the switching function of a single switch. S X y = 1 implies that the switch S X y is ON, i.e., closed or in conduction mode, and S X y = 0 implies that S X y is OFF, i.e., open or blocking. As discussed before, 27 SCs are valid as listed in Table I . However, in order to obtain zero CMV, only the SCs from set III are selected in the proposed method. The selection of the optimal SC to be set at the following time interval is performed via a cost function minimization. For the computation of this cost function, certain variables are predicted based on models. In this case, the load current i o and the source current i s at the next sampling interval are predicted for each SC with the aid of a mathematical model of the load and the input filter, respectively.
1) Model of the Load:
The RL load mathematical model can be expressed as
where L and R are the load inductance and resistance, respectively, u o is the DMC output phase voltage and i o is the load current. Applying a sampling period T s , the derivative form di o /dt can be approximated by Replacing (6) in (5) and shifting the discrete time one step forward, the relation between the discrete-time variables can be described as
where u k o are the output voltage at time T k s under the case of the newest SC. Equation (7) is used to obtain predictions for the future value of the load current i k+1 o for each voltage vector u k o generated by the SCs from set III. The corresponding voltage vector u k o for each SC can be calculated by means of (2). 2) Model of the Input Filter: As indicated in Fig. 1 , the input filter is related to the source voltage u s , input voltage u e , source current i s , and input current i e . The mathematical model of the input filter can be expressed as
where R i and L i represent the total resistance and inductance of the mains and the input filter, respectively, and C i represents the input filter capacitance. Equations (8) and (9) can be given in the form of the following state-space equation:
Using a forward Euler approximation, a discrete state-space model can be derived when a zero-order hold input is applied to a continuous-time system. Applying a sampling period T s , the discrete-time system derived from (10) (2) .
Equations (7) and (12) together compose the prediction model. They can be rewritten as
where
3) Cost Function: The selection of the optimal SC to be applied for the following control cycle is performed via a cost function minimization. The cost function definition is one of the most important stages in the design of the MPC, since it enforces the selected variables to be optimized. In this paper, the control objectives can be summarized as follows.
1) The load currents accurately track their reference values.
2) The MC operates at an alternative input power factor angle, in other words, the source currents accurately track their reference values.
3) The CMV is eliminated to zero. Since zero CMV is inherently satisfied in theory by using only the SCs from set III, the variables of interest here are the load and source currents. In this paper, only the combination of load current tracking error and source current tracking error is evaluation in the proposed cost function, which reflects the first and the second control objectives of the DMC.
The difference between the predicted load currents and their corresponding references can be expressed as
where i o , i p o , and i * o are the current tracking error, the predicted current, and the current reference of the load. i p o is predicted by using (13) , and i * o is determined according to the control objective.
The difference between the predicted source currents and its references can be expressed as
where i s , i p s , and i * s are the current tracking error, the predicted current, and the current reference of the source. i p s is calculated by means of (13) . The reference value of the source current, i.e., i * s , can be determined by where I * sm is the amplitude of the expected source current, which is determined by the active power flow, and ϕ is the angle of u s , which can be obtained through the measured line voltages u sab and u sbc . The input active power P in and the output active power P o can be calculated as
Here, I * om and U sm are the amplitude of the reference load current and the source phase voltage, respectively, θ is the phase difference between the source phase voltage and the source phase current, and η is the efficiency of the converter system. Hence, the amplitude of I * sm is determined [33] 
In this paper, θ is set to be zero to achieve unity power factor. Substituting (20) (21) where i oα , i oβ , i sα , and i sβ are the real and imaginary parts of the load and the source current tracking errors, which are transformed from the stationary three-phase coordinates to a stationary two-phase αβ-reference frame. λ is the weighting factor that handles the trade-off between the source and load performance and determines the priority of the source current compared with the load current. It can be adjusted to reflect different control requirements.
The predictions i 
where ϕ k+1 is the phase angle of the source voltage at time T k+1 s , which can be calculated as
And ϕ k is the phase angle of the source voltage at time T k s , which can be calculated through the measured source line voltages u Illustrations of (a) equivalent circuit and (b) switching sequence (where S1-S4 represent the four switching steps), when using the conventional four-step current-based commutation in a DMC.
7) Substituting the predicted values i k+2
o and i k+2 s from each SC into (21), g k+2 can be obtained for each SC. The specific SC, which leads to the minimum of g k+2 , is the optimal SC to be applied in the period T k+1 s . Since only six elements are included in the FCS, and the cost function only includes a combination of a load current tracking error and a source current tracking error, the above steps are denoted herein as the simplified FCS-MPC method.
III. MODIFIED FOUR-STEP CURRENT-BASED COMMUTATION
In practical implementations, the effect of the proposed FCS-MPC method could be degraded when the switches commutate from one state to another due to the nonideal switching characteristics and the dead-time effect in the four-step commutation. To alleviate the degradation from the dead-time effect in four-step commutation [34] , a modified four-step commutation process is proposed in this paper. Fig. 3(a) shows a simplified circuit for the output phase A when the load current i o A switches from S Aa (i.e., S Aap and S Aan ) to S Ab (i.e., S Abp and S Abn ), where S i j p and S i j n (i = A, B, C; j = a, b, c) are the two switches contained in a bidirectional switch S i j ; p and n denote the switches that conducts the positive current and negative current, respectively. The positive direction of the current is defined as the direction of arrow shown in Fig. 3(a) . The corresponding switching process for the conventional four-step current-based commutation is shown in Fig. 3(b) . The commutation relies on the current direction information of i o A . The following four-step switching principle is illustrated for the case when i o A > 0:
Step 1 (S1): turn OFF S Aan ;
Step 2 (S2): turn ON S Abp ; Step 3 (S3): turn OFF S Aap ;
Step 4 (S4): turn ON S Abn . The commutation occurs in the second step or third step, depending on the polarity of the voltage across the two involved bidirectional switches. The delay time for a single step is denoted as t d . On the basis of the conventional four-step current-based commutation, a simplified DMC for commutating from "abc" to "bac" is shown in Fig. 4(a) . The corresponding switching process for the conventional four-step current-based commutation is shown in Fig. 4(b) . The commutation of the load current i o A is forced, and occurs in the third step of the conventional four-step current-based commutation. The commutation of load current i oB is natural, and occurs in the second step of the conventional four-step current-based commutation. Thus, the commutations for load currents i o A and i oB are not simultaneous. Rotating vectors act in the intervals of steps 1, 3, and 4, but the nonrotating Fig. 5 . Switching sequence during the commutation from "abc" to "bac" using the modified four-step current-based commutation, and the resulting CMV value. vector "aac" appears in the interval of step 2, which results in a nonzero CMV. Thus, the CMV is not always equal to zero in a switching period as expected.
To achieve zero CMV, a modified four-step current-based commutation is proposed. The proposed method intentionally delays the natural commutation of i oB in the second step of the conventional four-step current-based commutation so that it occurs simultaneously with the forced commutation of i o A in the third step of the conventional four-step currentbased commutation. The switching process of the modified four-step current-based commutation is illustrated in Fig. 5 for the simplified DMC shown in Fig. 4(a) . Fig. 5 again shows the SC commutates from "abc" to "bac." As observed, the CMV is zero over T s .
The generalized switching process for the modified four-step current-based commutation in the four possible cases involving u sa , u sb , and i o A is shown in Fig. 6 . For cases 1 and 2 involving forced commutations, the switching processes are equivalent with the conventional four-step current-based commutation. However, for cases 3 and 4 involving natural commutations, all the commutation steps are delayed t d compared with those of the conventional four-step current-based commutation.
IV. EXPERIMENTAL STUDIES
To validate the effectiveness of the proposed FCS-MPCbased zero CMV control method, an experimental setup has been developed as shown in Fig. 7 . The specifications of the components in the setup are listed in Table II . The bidirectional switches are realized by using the Infineon IGBT module FF200R12KT3_E. In the experimental test setup, the proposed FCS-MPC-based CMV elimination algorithm was implemented in a floating point digital signal processor (DSP; TMS320F28335, Texas Instruments), while fault protection and commutation algorithm were implemented in a fieldprogrammable gate array (FPGA; EP2C8T144C8N, Altera Corp.). In the experiment, the modified four-step currentbased commutation algorithm is integrated with the proposed simplified FCS-MPC method. And input power factor angle is set to zero. The sampling period is 70 μs by default, unless otherwise specified.
In this section, the experimental results for the proposed method will be presented. For comparison purposes, the performance of a conventional FCS-MPC method, which uses the same cost function as the proposed method but considering all the 27 possible SCs, is also presented. The parameter λin the cost function (21) is empirically tuned. It can be initialized with a small value, e.g., 0, in order to prioritize the control of the load current. Then, slowly increase λ to obtain acceptable current THD at both the input and output sides. In the presented experimental studies, λ is set to be 0.5. Fig. 8 shows the waveforms of the source voltage u sa , source current i sa , output line-to-line voltage u o AB , and load current i o A , when the DMC is operating under the proposed FCS-MPC method with a reference load current stepping up from 5 A at 30 Hz to 8 A at 60 Hz. As shown in Fig. 8 , the load current well tracks the reference current with low distortions. Fig. 9 compares the performance of the conventional and the proposed simplified FCS-MPC methods. The load current reference is set to be 8 A at 30 Hz. As shown in Fig. 9 , the waveforms of i sa are in phase with those of u sa for both cases, which indicate that the unity power factor condition is obtained. Simultaneously, i o A accurately follows the reference. The THD values of i sa and i o A obtained in the experiment are summarized in Table III for the cases with load current references of 8 A at 30 Hz and 8 A at 60 Hz. From the u o AB waveforms, it can be observed that the available SCs of the proposed FCS-MPC method are reduced compared with those of the conventional FCS-MPC method. Therefore, the THD values for i sa and i o A obtained using the proposed FCS-MPC method are slightly higher than those of the conventional FCS-MPC method. In addition, the converter efficiencies at different experimental conditions are compared in Table IV . The loss breakdown analysis on the MC model by using PLECS software is added in Fig. 10 . There is nearly no difference in the conduction loss between the simplified FCS-MPC method and the conventional FCS-MPC method under the same input and output conditions. Due to the slightly increased switching commutations of semiconductors using the proposed FCS-MPC method under the same sampling period, the switching loss using the proposed FCS-MPC method is slightly higher than those of the conventional FCS-MPC method. The execution time required by the conventional and the proposed FCS-MPC methods are compared in Fig. 11 . The execution time of the overall control algorithm using the proposed method is only 24.97 μs, which is much less than the 62.1 μs required for the conventional method, therefore it is appropriate for the proposed method to be used in higher switching frequency applications. Using higher switching frequency is an effective way to reduce THD and will benefit the reference tracking and dynamic performance of an MPC. However, it is impossible for the conventional FCS-MPC method to be controlled with a sampling period less than 62μs on our experimental setup. Fig. 12 shows the experimental results with a sampling period of 35 μs using the proposed method. It is obvious that smoother source and load current waveforms are achieved in Fig. 12 , compared with the waveforms in Fig. 9 (b) using 70-μs sampling period. In addition, compared with the waveforms in Fig. 9(b) at 70-μs sampling period, the THD values of i sa and i o A with λ = 0.5 in Fig. 12 at 35-μs sampling period are significantly reduced as shown in Table III . However, the switching losses will increase at lower sampling period as shown in Fig. 10 . Therefore, the trade-off between THD and converter efficiency needs to be properly handled in the applications. To calculate V comRMS , 100 000 consecutive samples were captured by using an oscilloscope (DPO3014, Tektronix) with a sampling frequency of 1 MHz. The values of V comRMS obtained for the conventional and proposed FCS-MPC methods are 46.13 and 3.29 V, respectively. Due to the spikes on CMV caused by the nonideal switching characteristics during the turn-ON and turn-OFF transient of the semiconductor switches, 3.29 V V comRMS still exists when using the proposed FCS-MPC-based CMV elimination approach. However, the proposed FCS-MPC method enforced the V comRMS to nearly zero and achieved a 93% reduction in the V comRMS value compared with that generated using the conventional method.
V. CONCLUSION This paper proposes an integrated FCS-MPC-based method to achieve zero CMV, mitigate the CMV spikes due to the dead-time effect, and reduce computational cost. In the proposed method, the sole use of SCs that produce no CMV in FCS can effectively avoid the use of CMV information in the cost function and limit the search process to only six states. Compared with the existing FCS-MPC-based methods, the proposed method can significantly reduce the computational cost. Therefore, it is easy to implement in practical applications and enables the possibilities for fast switching applications, e.g., the MCs using wide bandgap devices, which are profitable to reduce the conduction loss and switching loss.
As the example presented in this paper, the execution time of the overall control using the proposed method is only 24.97 μs, while that required for the conventional FCS-MPC method is 62.1 μs. Experimental results have been presented to validate the effectiveness of the proposed method and demonstrate its advantages. According to the experimental studies, the CMV can be effectively reduced close to zero and a 93% CMV reduction is achieved. Though the cost of the simplification is a slightly increased THD in current waveforms, it has been proved in this paper that using a shorter control period is very effective to reduce the THD. Note at this point that the control period affects the switching losses of the power converter. A reasonable compromise between THD and the converter efficiency should be made according to the requirements of the applications. The proposed method, after all, is one practical method when CMV is critical for the target applications.
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